

Sir:

Transmitted herewith for filing is the Patent Application of:

Inventor: GEORGE ANDREW KEPHART ET AL

For: METHOD AND SYSTEM FOR AGGREGATING INTERFACE ADDRESSES

Enclosed are:

☒ Patent Specification and Declaration

☒ 3 sheets of drawing(s).

☒ An assignment of the invention to International Business Machines Corporation (includes Recordation Form Cover Sheet).

☐ A certified copy of a ☐ application.

☐ Information Disclosure Statement, PTO 1449 and copies of references.

The filing fee has been calculated as shown below:

For	Number Filed	Number Extra	Rate	Fee
Basic Fee				\$690
Total Claims	20 - 20		x 18 =	\$
Indep. Claims	3 - 3		x 78 =	\$
MULTIPLE DEPENDENT CLAIM PRESENTED			x260=	\$
			TOTAL	\$690

☒ Please charge IBM Corporation Deposit Account No. 09-0447 in the amount of \$690.00. A duplicate copy of this sheet is enclosed.

☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to IBM Corporation Deposit Account 09-0447. A duplicate copy of this sheet is enclosed.

☒ Any additional filing fees required under 37 CFR §1.16.

☒ Any patent application processing fees under 37 CFR §1.17.

CERTIFICATE OF MAILING BY "EXPRESS MAIL" UNDER 37 CFR § 1.10

"Express Mail" mailing label number EL453461040US

Date of Mailing. APRIL 24, 2000

I hereby certify that the documents indicated below are being deposited with the United States Postal Service under 37 CFR 1.10 on the date indicated above and are addressed to Box Patent Applications, Assistant Commissioner of Patents, Washington, D C 20231 and mailed on the above Date of Mailing with the above "Express Mail" mailing label number

CHRIS MONTEZ

Chris Montez

Respectfully submitted,

E. Isidore
By Eustace P. Isidore

Registration No. See Attached

FELSMAN, BRADLEY, VADEN, GUNTER & DILLON,
LLP

Suite 350 Lakewood on the Park
7600B North Capital of Texas Highway
Austin, Texas 78731
Telephone (512) 343-6116

METHOD AND SYSTEM FOR AGGREGATING INTERFACE ADDRESSES

BACKGROUND OF THE INVENTION

5 1. Technical Field:

10 The present invention relates in general to computer based networks and in particular to efficient destination address resolution at a node of a computer based network. Still more particularly, the present invention relates to a method and system for efficient destination address resolution by aggregating multiple interface addresses at a node of a network into a single representative maskaddress.

15 2. Description of the Related Art:

20 In communications technology, an address is a unique designation for the location of data or the identity of an intelligent device. Multiple devices on a single communication line must have unique addresses to allow each to respond to its own messages and receive messages from other devices, particularly on more complex or widespread networks.

25 One of the more versatile and widespread communication networks is the Internet. The Internet is comprised primarily of multiple servers interconnected to each other. Each server has a number of connected clients which communicate with clients or remote servers utilizing
30 Internet Protocol (IP) addressing. Transmitting destination specific data, such as email, represents one of the more

common uses of the Internet, as more and more users are appreciating the benefits of almost instantaneous transfer of information.

5 Currently, it is possible for a single host (such as a web server), to have lots of addresses associated with it. This is referred to as application hosting or web hosting, wherein a single machine may represent thousands of addresses. Occasionally, a node on a network is also
10 designed to support (or host) multiple clients, with each client having a unique identifier or IP address.

 Communication on the links are via packets (e.g., IP packets in a web based network and ethernet packet on a
15 LAN). A communications packet is a group of bits, which includes information bits and overhead bits, and are transmitted as a complete packet on a packet switched network. The overhead bits include a destination address. When a packet is issued unto the network and arrives at a
20 host, which has multiple addresses, the packet's destination address is compared against each of the multiple addresses in a sequential manner. This individual comparison is time consuming and results in a loss of efficiency for network packet transfer, particularly when multiple packets are
25 routed simultaneously to and appear at the host at the same time.

 Current IP address are typically 32 bits long. For example, IP address 199.72.6.100 is represented as 11000111
30 01001000 00000110 01100100. In the 32 bit Internet Protocol (IP) addressing scheme, several billion addresses are possible and a node (or virtual server) is not limited, except for hardware constraints, as to the number of

addresses it may support. Some nodes may thus support hundreds of clients each having unique IP addresses. Attempting to locate an address by sequentially checking each address (i.e., all 32 bits) against the packet destination address may involve searching through hundreds or thousands of addresses hosted at the particular node.

For example, in a current systems, if a node supports IP addresses 192.35.45.4, 192.35.45.5, 192.35.45.6, and 192.35.45.7, the packet address is compared to each address sequentially. The comparison is completed at the host-network interface to determine if the packet is addressed to one of the addresses on the host and should be accepted.

The present invention recognizes that it would be desirable to provide a method and system for reducing the processing time for packets destination address resolution on a network. A system which minimized the time required for completing a comparison of a packet's destination address with addresses on a node (or virtual server) by reducing the actual number of comparisons and number of bits required to be compared would be a welcomed improvement. The present invention provides these and other improvements which are heretofore not previously provided.

SUMMARY OF THE INVENTION

5 The present invention discloses a system for
effectively reducing address resolution of a packet on a
network by representing multiple addresses on a node of the
network by a single maskaddress. An aggregation utility is
utilized to aggregate the multiple addresses from an address
space (i.e., a number of addresses having a common initial
10 bits) of sequential addresses. A pre-selected aggregation
percent, representing the percentage of actual addresses
from the space which is present on the node, is utilized in
the evaluation of the maskaddress. The maskaddress
comprises of two variables. The first variable represents
the size of the space and the common initial bits. The
15 second variable provides information on the number of
relevant bits to include in the maskaddress and the length
of the space to point out the actual ones of the addresses,
which are present in the space.

20 In a preferred embodiment, the system further comprises
a negative-address utility by which those addresses which
are not present within the space are identified. When a
network packet arrives at the node, the destination address
is compared against both the maskaddress and the negative
25 address(es) to determine if to accept or refuse the packet.

The above as well as additional objects, features, and
advantages of the present invention will become apparent in
the following detailed written description.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself however, as well as a preferred mode of use, further objects and advantages thereof, will best be understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

Figure 1 depicts a data processing system, in which a preferred embodiment of the present invention may be implemented;

Figure 2 is a high-level block diagram of an extended wide area network with interconnected Internet and local area network (LAN) in accordance with a preferred embodiment of the present invention;

Figure 3 illustrates a high level logical flowchart of the process of 75% aggregating and negative addressing in accordance with a preferred embodiment of the present invention; and

Figure 4 is a high level logical flow chart of the process of analyzing whether to accept or refuse a packet based on the aggregated and negative addressing scheme in accordance with one preferred implementation of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

5 The present invention is directed to a method for aggregating interface addresses within a computer based network. A computer system on which a preferred embodiment of the invention and a corresponding wide area network (WAN) are illustrated in **Figure 1** and **Figure 2**, respectively. The invention may, however, be implemented in other types of data processing systems and networks so, while the present invention may be described with references to the provided figures, these references should not be construed in a limiting sense. For the purposes of this invention, the term client is utilized to refer to both the hardware component which is connected to a network server and the software applications stored in memory and being run on the hardware component. Each client has a corresponding IP address. Additionally, the terms node, host or virtual server as utilized herein refer to a point on the network which provides a service, specifically that of hosting one or more clients or client addresses.

15
20
25
30 With reference now to the figures and in particular with reference to **Figure 1**, a data processing system that may be utilized as a standalone data processing system or one of the client terminals or servers on a network is presented. Data processing system **20** comprises a Central Processing Unit (CPU) housed in a system unit **22**. System unit **22** also provides connections for various hardware components including disk drives **40**, and memory devices (not shown). Stored within memory devices are the operating system (OS) and software applications by which many of the

processes of the invention are implemented as will become clear later. Several peripheral input/output devices are connected to the CPU. These input/output devices include keyboard 82, mouse 84, printer 94, CD ROM 78, and display monitor 30. Display monitor 30 provides a graphical user interface (GUI) which allows a user to view and interact with software applications 26 stored in system memory or provided via a network, by displaying icons or other selectable mechanisms with which the user may interact.

Also coupled to CPU are various external devices, including modem 92, and network adapter 90, both utilized for connecting data processing system 20 to other systems and/or networks, as is illustrated in **Figure 2**. CD ROM 78, modem 92, and network adapter 90 are depicted as external components; however those skilled in the arts are familiar with the various structures of data processing system architecture and understand that these components may be housed inside of system unit 22.

Modem 92 is a communication device that enables a computer to transmit information over standard telephone lines or wireless connections such as cellular. Modem 92 converts digital computer signals to interlock signals suitable for communications over these telephone media. Modem 92 can be utilized to connect data processing system 20 to a server via remote access protocols. Modem 92 may also provide a connection to other sources, such as an electronic bulletin board (BBS) or the World Wide Web.

Network adapter 90 may be used to connect data processing system 20 to a Local Area Network (LAN) as depicted within **Figure 2**. LAN may consist of a single server or a number of servers and provides network clients with a means of communicating and transferring software and information electronically within the network environment.

Referring now to **Figure 2**, a high-level block diagram of an extended wide area network (WAN) is illustrated in accordance with a preferred embodiment of the present invention. The preferred embodiment of the present invention is concerned with the aggregation and subsequent representation of multiple IP addresses located a node as a single maskaddress so that processing time for evaluating a packet on the network is reduced. IP addresses are represented with (1) a header V,W,X, Y, etc., which identifies the addresses with a common physical address/layer, and (2) a 3-bit logical extensions (000 -111) of the physical address, identifying the specific client. Thus V001 may represent IP address 192.53.45.1 and V110 may represent IP address 192.53.45.6., etc. Each node hosts several IP addresses (e.g., 192.53.45.4, 192.53.45.7, and 192.53.45.5). The complexity of current networks thus results in multiple physical layers, which have a single header to accommodate each client supported by that header.

WAN 201 includes the Internet (Web) 211 as well as a local area network (LAN) 202. Internet 211 contains a plurality of servers 213 which are connected within a web like structure scattered within a geographically obscure area depicted herein as a cloud 212. The server may be an

ISP server 213, having many users 217A and associated IP addresses 217B at a single node. Information server 214A has no direct client connections, but also has an associated web or IP address 214B by which information server 214A may be accessed by remote clients. The preferred embodiment of the invention is concerned with the multiple-address nodes 219A and 209A, which host multiple IP addresses 219B and 209B.

LAN is comprised of a plurality of client systems 205A coupled to central servers 203 via an ethernet, for example. Central servers 203A and client systems 205A have affiliated IP addresses 203B and 205B, respectively. The invention finds applicability with a multiple-address node of both a LAN system and the Internet as described herein but may be extended to any network structure in which multiple users or clients have associated IP address, which are hosted at a single node in the network.

In the preferred embodiment, Each of the nodes on WAN 201 are computer systems or coupled to computer systems, which have a database, OS, and address-aggregation and interfacing software utility. The invention is implemented utilizing one or more of the following utilities: (1) an aggregation utility; (2) a negative address (anti-address) utility; and (3) an address comparison utility. Although the first two utilities may be utilized independent of each other, the preferred embodiment of the invention utilizes both the aggregation and negative-address utilities together to improve the efficiency of the process and substantially maximize the accuracy of the resulting mask address(es).

5 In the illustrative embodiments, a 75% aggregation method is utilized. This means that the aggregating utility only aggregates addresses within a space when at least 75% of the possible sequential addresses are present on the node. The various processes of the invention are completed as software code resident on the node's computer system or other computer system connected to the node.

10 The invention operates to find the smallest address space which encompasses the physical address that includes 75% of the logical addresses. In application of the invention to 32 bit addresses, the first 28 bits may be the same (i.e., encompassing the physical address), with the
15 final four bits being utilized to provide the sixteen (16) individual IP addresses which may be hosted at the node. The mask address for the 16 IP addresses, using a 75% aggregation method, would include only the first 28 bits. If only 75% of the bottom eight (i.e., addresses 8-15)
20 address were present at the node, then the mask address would be 29 bits. The 29 bits would comprise the first 28 bits plus an additional bit, "1," which is common to the bottom eight addresses.

25 The invention requires the aggregation utility to create at least one mask address to represents an entire space of addresses on a single node. In order to begin the aggregate comparison, the aggregation utility first determines which address bit is important. In a 32 bit IP
30 addressing scheme, this involves finding the last bit(s) that are common to all the addresses for a node. Then, the bit is selected so that all the elements in the space have the same primary bit. For example, a set of 32 bit binary

addresses with a common first 29 bits would be represented by a mask address comprising the first 29 bits in addition to a second set of values, which indicate which of the eight (8) possible addresses (i.e., 000-111 binary, representing bits 30-32) are present in the space. Thus, the first function of the aggregating utility is to compare the addresses on the node to find commonalities in the initial address bits. Once a commonality is found for a set of the addresses, the address space can be determined and the other functional processes of the aggregation utility completed. In the preferred embodiment, the aggregation and negative address utility are activated when the node is first made to host more than one address or when the utility is loaded into the node computer system. Subsequently, whenever a change occurs at the node, such as addition or removal of a client or IP address, the utilities are triggered to complete the aggregating steps again. These functional processes occur independent of the network and the transmission of packets on the network.

Returning to the above example where a space of 8 possible addresses (i.e., 3 relevant bits) is defined, if the value of all of the first bits is 1 then the space is reduced to four (4) possible addresses (i.e., 4,5,6,and 7). Likewise, 0 as the value of the first bit reduces the space to the other four addresses (0,1,2,and 3). Thus if the incoming address has a first relevant bit value of 0, there is no match within the aggregate space of 4,5,6,and 7. For purposes of simplicity and to ensure clarity, the invention will hereinafter be described with reference to this 8 address space, and in particular to the subset of 4 address space (i.e., 4,5,6 and 7).

5 In the presented 3-bit example, the first bit is most relevant because a value of 1 is required for that bit for an address to be on the node. Any packet destination address with a value of 1 in that bit, would possibly find a match within the space. (Likewise, a 0 value in that bit would be a clear indication that the packet address is not on the node). During the actual comparison, only those bits of the address up to the first bit need to be checked against the first part of the mask address for a match. The
10 other bits are thus eliminated from the network level comparison process. Also, only a single comparison of the destination address with the mask address is required. The invention thus provides a mechanism for optimally aggregating the addresses in a larger space to reduce packet comparison time, which increases overall network efficiency.

15 In the given example, once a packet appears at the node with a 1 in the position of the first bit, the packet is accepted and subjected to further checks against the other components of the maskaddress. The comparison utility completes a network-level check up to the first bit of the maskaddress, but completes a node-level check against the
20 second and subsequent bit level. This node-level check continues until the packet finds the correct address or the address is determined to be not within the node or nonexistent. Thus, from the network level, only the initial comparison with the mask address is required. Once the destination address matches the maskaddress up to the first bit, all other comparisons occurs internally within the
25 host.

30 The invention utilizes two variables within its aggregation utility to represent the space and addresses

found within the space. These variables and their definitions and/or functional characteristics are:

P: this represents the address space. For example, in the 3 bit address space, $P = 8$ (i.e., 8 possible addresses in the space);

P_k (also referred to herein as the prefix): this represents the particular part of the address space which is important.

P_k contains two pieces of information, (1) the particular setting of bits, and (2) the number of bits which are important or which are in the prefix. For example, a 3 bit address space with the first bit value of 1 has a prefix of 100, where only the first bit is important. Thus the presented example is coded as:

$$P=100, P_k=100/1.$$

The actual addresses of relevance for the aggregate are 100-111 (4-7), each with a first bit value of 1. The shorter the prefix, the larger the number of relevant addresses that are present at the node and vice-versa. During the comparison of a packet destination address, if the destination address matches a space up to the prefix length, then the destination address is assumed to belong to that node pending further analysis.

A further example, coded $P=100$, $P_k=110/2$, represents that although the space has 8 possible addresses, the number of relevant addresses in the space is 4, and the first two bits are relevant when comparing the maskaddress with a destination address. This translates to an aggregate, which represents address values 6 and 7.

5 The following implementation of the invention follows a 75% aggregation rule. Use of a 75% aggregation rule is not meant to be restrictive on the invention and was chosen solely for illustrative purposes. It is preferable to have as high a percent as possible. Thus, ideally a 100% rule would be followed, but this would be impractical in most networks.

10 The term 75% rule refers to the percentage of the addresses within a given sequential space which is required to be present on the node to be represented by a single mask address. The invention thus attempts to aggregate the largest space with 75% of the address covered. Addresses are typically assigned sequentially, though not necessarily to the same node. Thus when all address between 0-7 in the 3-bit addressing scheme are assigned, the 75% rule requires that at least 6 of the 8 addresses are located at the node to have a representative space of 8. If, for example, only addresses 4,5,and 7 are present on the node, then the
15 largest representative space is actually 4, and so on. The invention thus first completes a binary search within the entire space to determine the largest prefix with the smallest prefix length having 75% of the addresses. The above example yields values of $P=100$, and $P_k=100/1$.

20 However, because there are possibly other addresses in the total space not covered in $P=100$, other aggregating steps must be taken to cover these other addresses as well.

25 The process of obtaining the 75% aggregate address is an iterative process, wherein each iteration further reduces the space, increases the number of prefixes in that space by a factor of 2, and increases the number of bits in the length of P_k by 1.

30

Use of an aggregation process with less than a 100% address requirement causes a number of "holes" to appear where the number of addresses are uneven or the addresses are not present on the node sequentially, or the number of address is not a factor of 2. A second utility, the negative-address utility is implemented to account for (or fill) the holes. The various utilities may be nested within each other in or exist as separate functional components of the invention.

From an implementation standpoint, the negative address method is the reverse of the 75% method and actually collects information on which addresses are not present in the total space. In the general example, if only addresses 4, 5 and 7 are present in the space, then a negative prefix exists with a prefix length of 3 and a value of 6.

When a space is identified as not having all of the sequential addresses, the space is further divided to isolate the address not present. Thus prefixes with a prefix length of 2 are checked. The first subspace of 2 (100) with a 2 bit prefix length yields 4 and 5, which are 100% covered (i.e., no holes). The second subspace of 2 (110) with a 2 bit prefix length yields only 7, which is less than 75% covered. The algorithm then moves on to the next iteration level and checks the prefix length of 3 against the next level subspace (111). At this level, only 1 subspace (which represents 7) is greater than 25% uncovered. The negative address utility represents this as $P_k = -111/3$.

The combination of Positive and Negative address spaces ($P_{k+} = 100/1$ and $P_{k-} = 111/3$) completely defines the entire

set of addresses from within a particular space which is hosted on the node. The applicability of the present invention is extended to and works more efficiently within larger networks wherein, for example, the addresses are 8 bits long (or longer), representing 256 possible addresses within the total address space.

In yet another example, using a node having addresses 0,1,4,5,6, and 7. The addresses would aggregate to two addresses 000/2 and 100/1. Similarly, there may be multiple holes in an aggregate. So for example, a node with addresses 1,2,3,4,5, and 6 would aggregate to three addresses - one positive (000/0) and two negative (-000/3 and -111/3). When the order (i.e., number of bits) increases, the aggregates and holes become nested. A four bit address space, for instance, may present a node having addresses 3 to 15 (i.e., the entire space except addresses 0,1, and 2). This space may be represented by three aggregates (1) 0000/0 (the entire space because there are more than 75% of the addresses present), (2) -0000/2 (addresses 0,1,2, and 3 represents more than 75% negative), and (3) 0010/4. Thus, for each subspace that is identified as a potential aggregated or negative address, the invention continues to divide the space until it is completely described.

An example is now presented of a node, which has at least four virtual servers or clients represented by 32-bit IP addresses 192.35.45.4, 192.35.45.5, 192.35.45.6, and 192.35.45.7, etc. According to the preferred embodiment of the invention, the IP addresses are aggregated into a maskaddress with prefix information. The address that is then represented to the network is 192.35.45.4/30. This maskaddress indicates that the first 30 bits are relevant to

the comparison with an incoming packet destination address. The comparison utility makes a single comparison of the maskaddress with the incoming packet destination addresses up to the first 30 bits. Thus, in this example, the invention permits the replacement of the four individual address comparisons with a single, maskaddress comparison. One skilled in the art will appreciate that as the number of aggregated addresses increase, the average time saved per packet will also increase. Applicability of the invention to larger networks having greater numbers of addresses is preferred. By utilizing the aggregated shorthand (maskaddress), an incoming packet can be tested against multiple addresses simultaneously, reducing the per packet overhead of an IP network stack.

Turning now to **Figure 3**, there is presented a flow chart of the processes involved in aggregating addresses according to one preferred embodiment of the invention. Process steps as described are preferably completed by a software-based utility running on a data processing system within the network. The process begins at block 301. An initial binary search of the entire total space on the node is completed at block 303. This search is used to determine whether 75 percent of the addresses are present within the total space at block 305. If 75% is not found, then the total space is divided into sub-spaces at block 306. The number off sub-spaces doubles and the length of each prefix of a subspace increases by 1. This division of the space into smaller unit sub-spaces continues until the query at block 305 yields a positive result. Thus when 75% of the addresses within the space (or sub-space) is present, a second check is made to determine whether there are holes

within the space (i.e., missing addresses). If there are no holes within the space (100% present), then the space size and prefix are saved on the node computer at block 308 and utilized during execution of a packet response at block 317.

5 If, however, there are holes in the space, a negative addressing process is initiated at block 309. The space is further divided in block 311 as in block 306; however, the subsequent check made is to determine if there is less than 75% (greater than 25% missing) of the addresses in the space
10 at block 313. This represents the condition of interest for the negative address check. When the space no longer has more than 25% of the addresses missing, the negative address values of the space and prefix are set at block 315. The process then proceeds with setting the positive values at
15 block 308. Thus the process of dividing a space both in the aggregation and the negative address method, is an iterative one, which continues until all the addresses within (or not in) the space hosted on the node are accounted for. This may result in multiple mask addresses and multiple negative
20 addresses representing particular sub-spaces within the larger space.

Figure 4 illustrates the execution process of address resolution on a network once the aggregate addresses have
25 been set. The process begins at block 417. A packet with a specific IP destination address is received at the node at block 419. The node's software logic compares the IP destination address with the mask address (or aggregate address) at block 421. The logic determines if a match
30 exists between the two addresses at block 423. The process of comparing the addresses involves a bit by bit comparison

of the addresses beginning with the first or leftmost bit (also referred to as the most significant bit). The comparison continues until the respective bits fail to match or the number of bits in the maskaddress have been compared. If a match does not exist, then the packet is refused at block 425 and the process ends at block 433. If, however, a match exists, then the destination address is compared with the negative address(es) at block 427 and a determination of a match is completed at block 429. If a match to the negative address(es) exists, then the packet is refused at block 425. Otherwise, the node's comparison utility triggers the node's process for checking internal addresses and locates the specific IP destination address within the node. The packet is then forwarded to the corresponding destination address at block 431. The process ends at block 433.

Those skilled in the arts understand that the above processes are presented as steps which are completed primary by program code. Different process steps may be provided and in a different order than those of **Figures 3 and 4**. The steps as presented in these figures are meant to illustrate only one possible representation of the invention and are not meant to be limiting on the invention.

It is important to note that while the present invention has been described in the context of a fully functional data processing system, those skilled in the art will appreciate that the mechanism of the present invention is capable of being distributed in the form of a computer readable medium of instructions in a variety of forms, and that the present invention applies equally, regardless of

the particular type of signal bearing media utilized to actually carry out the distribution. Examples of computer readable media include: nonvolatile, hard-coded type media such as Read Only Memories (ROMs) or Erasable, Electrically Programmable Read Only Memories (EEPROMs), recordable type media such as floppy disks, hard disk drives and CD-ROMs, and transmission type media such as digital and analog communication links.

5

CONFIDENTIAL

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention. Particularly, while the invention has been described with primary reference to Internet-based network systems, the invention finds applicability in LAN based networked systems, as presented in **Figure 2**.

In LAN systems, which utilize address resolution protocol (ARP), each node may support multiple client IP addresses and is connected to a router to determine its machine address stored within a mapping table. When the node supports multiple client IP addresses, it creates a mask address which is forwarded to the mapping table. When the router receives a data packet, it checks its mapping table to see if there is an entry for the IP address received. The router compares the destination address with the mask address and if there is a match, the router creates a packet (such as an Ethernet packet or Token Ring) and transmit the data over the LAN. If there is no match then the router sends an ARP broadcast message over the LAN. Utilizing the processes of the invention, the individual addresses within the mapping table is thus replaced with the maskaddress.

CLAIMS:

What is claimed is:

1 1. A system for decreasing latency of destination address
2 resolution of packets at a network node comprising:

3 an aggregation utility, for aggregating multiple
4 addresses hosted on said network node into a single
5 representative maskaddress; and

6 an address resolution utility for determining
7 destination addresses of said packets using said
8 maskaddress.

1 2. The system of Claim 1, wherein said multiple addresses
2 contain at least a single most significant bit in common to
3 create a definable address space of consecutive addresses,
4 wherein said mask address has a prefix variable which
5 indicates the number of relevant bits within the consecutive
6 addresses to be utilized within said maskaddress.

1 3. The system of claim 2, wherein said aggregation utility
2 comprises:

3 means for determining which of said consecutive
4 addresses are present within said node;

5 means for creating said maskaddress and prefix when at
6 least two of said consecutive addresses are present within
7 said node.

1 4. The system of Claim 3, wherein said determining means
2 utilizes a percent aggregation rule.

1 5. The system of Claim 4, further comprising:

2 a negative address utility for determining which
3 addresses from within said space are not present on said

4 network node, wherein a resulting negative address is
5 utilized along with said mask address to efficiently select
6 packets with destination address which are located on said
7 network node.

1 6. The system of claim 5, wherein said negative address
2 utility comprises:

3 means for determining whether a particular percentage
4 of said consecutive addresses are present within said node;

5 means for creating said negative address when said
6 particular percentage of consecutive addresses is present in
7 said subspace.

1 7. The system of Claim 1, wherein said address resolution
2 utility includes a comparison utility for comparing said
3 destination address with said mask address.

1 8. A method for efficient determination of the correct
2 destination of a packet on a network, said method comprising
3 the steps of:

4 dynamically creating a maskaddress with a prefix to
5 represent a plurality of consecutive IP addresses located at
6 a node;

7 comparing a destination address of said packet with
8 said maskaddress to determine if said destination address is
9 similar to said maskaddress; and

10 accepting said packet at said node when a match exists
11 between said destination address and said maskaddresses.

1 9. The method of claim 8, wherein said creating step
2 further includes the steps of:

3 determining when said node contains at least two
4 consecutive addresses, wherein a particular number of
5 possible consecutive addresses represents an address space;
6 and

7 aggregating, in response to said determining step, said
8 addresses within said address space to create a single
9 representative maskaddress.

1 10. The method of Claim 9, wherein said aggregating step
2 represents said aggregated addresses as a mask address
3 having an associated space variable and a prefix variable,
4 said space variable indicating a number of addresses within
5 said space, and said prefix variable indicating a number of
6 relevant bits to be utilized for comparisons with a
7 destination address of a packet on said network, whereby
8 input time for processing packets traveling on the network
9 is reduced.

1 11. The method of Claim 9, wherein said aggregating step
2 further includes the steps of completing a percent
3 aggregation of said consecutive addresses within said space
4 which are present on said node.

1 12. The method of claim 9, wherein said aggregating step
2 further includes the steps of:
3 analyzing whether said space has missing addresses; and
4 in response to a determination that said space has
5 missing addresses, generating a negative address
6 representing said missing addresses, wherein said negative
7 address is utilized along with said maskaddress to determine
8 if a particular destination address is on said node once
9 said maskaddress matches said destination address of said
10 package.

1 13. The method of claim 9, wherein said comparing step
2 includes the steps of:
3 checking said destination address against said negative
4 address; and
5 rejecting said packet when said destination address
6 matches said negative address.

1 14. A computer program product for effectively decreasing
2 time for destination address resolution of packets at a
3 network node, said program product comprising:

4 a computer readable medium; and

5 program instructions on said computer readable medium
6 for:

7 an aggregation utility, for aggregating multiple
8 addresses hosted on said network node into a single
9 representative maskaddress; and

10 an address resolution utility for determining
11 destination addresses of said packets using said
12 maskaddress.

1 15. The computer program product of Claim 14, wherein said
2 program instructions for said aggregating utility comprises
3 program instructions for:

4 creating said maskaddress when said multiple addresses
5 contain at least a single most significant bit in common to
6 create a definable address space of consecutive addresses;
7 and

8 determining a prefix value for said maskaddress that
9 indicates the number of relevant bits within the consecutive
10 addresses to be utilized within said maskaddress

1 16. The computer program product of Claim 15, further
2 comprising program instructions for utilizing a percent
3 aggregation rule to create said maskaddress.

1 17. The computer program product of Claim 16, further
2 comprising program instructions for:

3 a negative address utility for determining which
4 addresses from within said space are not present on said
5 network node, wherein a resulting negative address is

6 utilized along with said mask address to efficiently select
7 packets with destination address which are located on said
8 network node.

1 18. The computer program product of Claim 17, wherein said
2 program instructions for said negative address utility
3 includes program instructions for:

4 determining whether a particular percentage of said
5 consecutive addresses are present within said node;

6 creating said negative address when said particular
7 percentage of consecutive addresses is present in said
8 subspace.

1 19. The program product claims of Claim 18, wherein said
2 program instructions for said address resolution utility
3 includes program instructions for a comparison utility for
4 comparing said destination address with said maskaddress.

1 20. The computer program product of Claim 15, wherein said
2 program instructions for said percent aggregation rule
3 utilizes a 75 percent aggregation rule.

ABSTRACT OF THE DISCLOSURE

METHOD AND SYSTEM FOR AGGREGATING INTERFACE ADDRESSES

5

A system for effectively reducing address resolution of a packet on a network by representing multiple addresses on a node of the network by a single maskaddress. An aggregation utility is utilized to aggregate the multiple addresses from an address space (i.e., a number of addresses having a common initial bits) of sequential addresses. A pre-selected aggregation percent, representing the percentage of actual addresses from the space which is present on the node, is utilized in the evaluation of the maskaddress. The maskaddress comprises of two variables. The first variable represents the size of the space and the common initial bits. The second variable provides information on the number of relevant bits to include in the maskaddress and the length of the space to point out the actual addresses, which are present in the space. A negative address utility is utilized to indicate which addresses from within the address pace are not hosted on the node. Finally, a comparison utility compares the destination address of network packets with the maskaddress to determine if the packet is addressed to one of the addresses on the node.

10

15

20

25




Fig. 1

201

202

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529

530

531

532

533

534

**DECLARATION AND POWER OF ATTORNEY FOR
PATENT APPLICATION**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD AND SYSTEM FOR AGGREGATING INTERFACE ADDRESSES

the specification of which (check one)

X is attached hereto.

___ was filed on _____
as Application Serial No. _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):	Priority Claimed
_____ (Number)	___ Yes___ No
_____ (Country)	
_____ (Day/Month/Year)	

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this

application:

(Application Serial #)

(Filing Date)

(Status)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

John W. Henderson, Jr., Reg. No. 26,907; Thomas E. Tyson, Reg. No. 28,543; Robert M. Carwell, Reg. No. 28,499; Jeffrey S. LaBaw, Reg. No. 31,633; Douglas H. Lefevre, Reg. No. 26,193; Casimer K. Salys, Reg. No. 28,900; David A. Mims, Jr., Reg. No. 32,708; Volel Emile, Reg. No. 39,969; James H. Barksdale, Jr. Reg. No. 24,091; Anthony V. England, Reg. No. 35,129; Leslie A. Van Leeuwen, Reg. No. 42,196; Marilyn S. Dawkins, Reg. No. 31,140; Mark E. McBurney, Reg. No. 33,114; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,753; Andrew J. Dillon, Reg. No. 29,634; Max Cicccarelli, Reg. No. 39,454; Daniel E. Venglarik, Reg. No. 39,409; Jack V. Musgrove, Reg. No. 31,986; Brian F. Russell, Reg. No. 40,796; Steven Lin, Reg. No. 35,250; Matthew W. Baca, Reg. No. 42,277; Antony P. Ng, Reg. No. 43,427; John G. Graham, Reg. No. 19,563; Matthew S. Anderson, Reg. No. 39,093; Michael R. Barre, Reg. No. 44,023; Andrew Mitchell Harris, Reg. No. 42,638; Richard McCain, Reg. No. 43,785; Michael Noe, Reg. No. 44,975; and Sidney L. Weatherford, Reg. No. P-45,602.

Send correspondence to: Andrew J. Dillon, FELSMAN, BRADLEY, VADEN, GUNTER & DILLON, LLP, Suite 350 Lakewood on the Park, 7600B North Capital of Texas Highway, Austin, Texas 78731, and direct all telephone calls to Andrew J. Dillon, (512) 343-6116.

FULL NAME OF SOLE OR FIRST INVENTOR: GEORGE ANDREW KEPHART

INVENTORS SIGNATURE:  DATE: 19 Apr 2001

RESIDENCE: 3508 MOCHA TRAIL
AUSTIN, TEXAS 78728

CITIZENSHIP: U.S.A.

POST OFFICE ADDRESS: 3508 MOCHA TRAIL
AUSTIN, TEXAS 78728

DOCKET NUMBER: AT9-99-705

FULL NAME OF SECOND INVENTOR: DAVID RICHARD MARQUARDT

INVENTORS SIGNATURE: David R. Marquardt DATE: 19 April 2000

RESIDENCE: 2509 PARTRIDGE COURT
ROUND ROCK, TEXAS 78681

CITIZENSHIP: U.S.A.

POST OFFICE ADDRESS: 2509 PARTRIDGE COURT
ROUND ROCK, TEXAS 78681